

---

AMENDMENTS TO THE CLAIMS

---

1. (currently amended) A data system receiving a periodic word clock (WC) signal, comprising:

a single phase locked loop (PLL) for receiving said WC signal and generating a first clock having a frequency that is a multiple of said WC signal; and

a clock generator for receiving the first clock and generating a plurality of second clock signals that have frequencies that are submultiples of the first clock signal; each of the second clock signals emanating from the clock generator.

2. (currently amended) The data system of claim 1 wherein said clock generator outputs one of the second clock signals having a same frequency as the WC signal to the single PLL, and said single PLL adjusts the first clock signal based on the received one of the second clock signals.

3. (original) The data system of claim 1 further including:

a control circuit responsive to the second clock signals for generating control signals.

4. (original) The data system of claim 3 further including:

a storage element responsive to the control signals for outputting all data words in the storage element.

5. (original) The data system of claim 4 further including:

a multiplexor for passing the output data to a data pin in response to the control signals.

6. (original) The data system of claim 5 wherein said multiplexor outputs the output data based on a single transition of said WC signal.

7. (original) The data system of claim 3 further including:

a storage element responsive to the control signals for receiving data.

8. (currently amended) The data system of claim 1 wherein said single PLL and the clock generator are incorporated on a single chip.

9. (currently amended) The data system of claim 8 wherein said single PLL includes a charge pump.

10. (currently amended) A data system receiving a periodic word clock (WC) signal, comprising:

a transmitter including

a first input for receiving said WC signal;

first means for generating a plurality of transmitter clock signals based on the WC signal; said first means being a single phase locked loop (PLL) for receiving said WC signal and generating a first clock having a frequency that is a multiple of said WC signal and a clock generator for receiving the first clock and generating a plurality of second clock signals that have frequencies that are submultiples of the first clock signal;  
and

a first output connected to a transmission line for the transmission of data;

a receiver including

a first input for receiving said WC signal;

a second input, connected to said transmission line, for receiving data transmitted by said transmitter;

and

second means for generating a plurality of receiver clock signals based on the WC signal; said second means for generating being a single phase locked loop (PLL) for receiving said WC signal and generating a first clock having a frequency that is a multiple of said WC signal and a clock generator for receiving the first clock and generating a plurality of second clock signals that have frequencies that are submultiples of the first clock signal.

11. (canceled)

12. (currently amended) The data system of claim ~~11~~ 10 wherein said clock generator outputs one of the second clock signals having a same frequency as the WC signal to the PLL, and said PLL adjusts the first clock signal based on the received one of the second clock signals.

13. (currently amended) The data system of claim ~~11~~ 10 further including:

a control circuit responsive to the second clock signals for generating control signals.

14. (original) The data system of claim 13 further including:

a storage element responsive to the control signals for outputting all data words in the storage element.

15. (original) The data system of claim 14 further including:

a multiplexor for passing the output data to a data pin in response to the control signals.

16. (original) The data system of claim 15 wherein said multiplexor outputs the output data based on a single transition of said WC signal.

17. (canceled)

18. (currently amended) The data system of claim ~~17~~ 10 wherein said clock generator outputs one of the second clock signals having a same frequency as the WC signal to the PLL, and said PLL adjusts the first clock signal based on the received one of the second clock signals.

19. (currently amended) The data system of claim ~~17~~ 10 further including:

a control circuit responsive to the second clock signal for generating control signals.

20. (original) The data system of claim 10 wherein said transmitter is incorporated on a single chip.

21. (currently amended) The data system of claim 20 wherein the transmitter includes a single phase locked loop (PLL), said PLL having a charge pump.

22. (original) The data system of claim 10 wherein said receiver is incorporated on a single chip.

23. (currently amended) The data system of claim 22 wherein the receiver includes a single phase locked loop (PLL), said PLL having a charge pump.

24. (canceled)

25. (canceled)

26. (canceled)

27. (currently amended) A phase locked loop incorporated on a single chip, said phase locked loop including:

a phase comparator;

a charge pump coupled to an output of the phase comparator; and

a voltage controlled current source coupled to an output of the charge pump;

a capacitor coupled between an output of the charge pump and ground;

an inverter having an input coupled to the phase comparator;

an on/off current sink coupled to an output of the inverter;

an on/off current source coupled to the phase comparator and to the on/off current sink; and

a ring oscillator coupled to the output of the on/off current source and the voltage controlled current source.

28. (canceled)